Skip to main content
top

Bibliography

Electronic Document

Reed Solomonův kodér a dekodér pro FPGA

Heřmánek Antonín, Dušek J.

: ÚTIA AV ČR, (Praha 2007)

: CEZ:AV0Z10750506

: 1ET100750408, GA AV ČR

: FPGA, RS coder, Handel C

(cze): Tento dokument popisuje základní vlastnosti a parametry IP maker pro implementaci Reed Solomonova (RS) kodéru a dekodéru, které byly imlementovány v jazyce Handel-C na obvodech ALTERA Cyclon EP1C12Q240C8 a odzkoušeny na vývojové desce UP2 a UP3-1C12.

(eng): This document presents the parameters and demo application for the Reed Solomon coder and decoder IP macros for the Altera FPGA. The coder and two variants of decoder (serial and parallel versions) are presented. Both, coder and decoder, has been implemented on Altera Cyclon EP1C12Q240C8 device and tested on UP3 evaluation board.

: 09G, 09H

: JC